IFW

Attorney Docket No.: P-5667-US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):	NOVAKOVSKY, Alexander et al.	Examiner:	Not yet known
Serial No.:	10/720,672	Group Art Unit:	2183
Filed:	November 25, 2003		
Title:	DEVICE, SYSTEM AND METHOD FOR VLSI DESIGN ANALYSIS		

Mail Stop Amendment
Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450

Sir:

INFORMATION DISCLOSURE STATEMENT

Pursuant to 37 C.F.R. §§1.56, 1.97 and 1.98, this Information Disclosure Statement includes Form PTO-1449:

1. ☐ listing documents including patents, publications and other information for consideration by the Examiner, however, since the subject application was filed after June 30, 2003, copies of United States patents, and/or United States patent applications, and/or United States patent application publications are not included in this information disclosure statement; and/or
2. ☐ listing documents including patents, publications and other information that have been previously cited or submitted to the Patent Office in prior application U.S. Serial No. _____, filed _____ which is properly identified and relied on for an earlier effective filing date under 35 U.S.C. 120 for consideration by the Examiner; however, in accordance with 37 C.F.R. 1.98(d), copies of such documents are not included in this information disclosure statement; and/or
3. ☒ listing documents including patents, publications, and other information for consideration by the Examiner, copies of which are included with this information disclosure statement;

4. ☐ listing other information for the Examiner's consideration which was cited in a communication from a foreign patent office in a counterpart foreign application, a copy of which is included with this information disclosure statement.

The information herein cited is only in fulfillment of Applicant(s) duty of candor in disclosing all information brought to Applicant(s) attention. This submission does not represent that a search has been made or that no better art exists and does not constitute an admission that each or all of the listed documents are material or constitute "prior art". If it should be determined that any of the listed documents do not constitute "prior art" under United States law, Applicant(s) reserve the right to present to the office the relevant facts and law regarding the appropriate status of such documents.

Applicant(s) further reserve(s) the right to take appropriate action to establish the patentability of the disclosed invention over the listed documents, should one or more of the documents be applied against the claims of the present application.

In accordance with MPEP Sections 609 and 707.05(b), it is requested that each and every document cited (including any cited in applicant's specification which is not repeated on the attached Form PTO-1449) be given thorough consideration and that it be cited of record in the prosecution history of the present application by initialing on Form PTO-1449. Such initialing is requested even if the Examiner does not consider it to be prior art for any reason, or even if the Examiner does not believe that the guidelines for citation have been fully complied with. This is requested so that each document becomes listed on the face of the patent issuing on the present application and is evidence that the Examiner has considered the document.

This Information Disclosure Statement is being filed:

I) ☒ Within three (3) months of filing the subject Application or entry of the subject Application into the national stage or before mailing of the first Office Action on the merits of the subject Application or a request for continued examination thereof, whichever event occurs last pursuant to of 37 C.F.R §1.97 (b); or

II) ☐ After the period specified in (I) but before the mailing date of either a final Official Action under 37 C.F.R §1.113 or a notice of allowance under 37 C.F.R §1.311 whichever occurs first and;

1. ☐ the undersigned hereby states that each item of information listed on the Form PTO-1449 was either (i) cited in a communication from a foreign patent office in a counterpart foreign application not more than three (3) months prior to

the filing of this Information Disclosure Statement or (ii) not cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the undersigned after making reasonable inquiry, not known to any individual designated in §1.56(c) more than three (3) months prior to the filing of this information disclosure statement; or

2. ☐ the undersigned hereby authorizes the Patent Office to charge the fee in the amount of $180.00 under 37 C.F.R §1.17 (p) to Deposit Account 05-0649.

III) ☐ After the period in (I) and (II) but before the payment of the issue fee and,

1. The undersigned hereby states:

a) ☐ that each item of information cited on the form PTO-1449 was cited in a communication from a foreign Patent Office in a counterpart foreign application not more than three (3) months prior to the filing of this Information Disclosure Statement; or

b) ☐ that no items of information contained in Form PTO-1449 was cited in a communication from a foreign patent office in a counterpart foreign application, and to the knowledge of the undersigned after making reasonable inquiry, no item of information contained in this Information Disclosure Statement was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement; and

2. ☐ The undersigned hereby authorizes the Patent Office to charge the Petition fee in the Amount of $180.00 under 37 C.F.R §1.17 (p) to Deposit Account 05-0649.

Except for issue fees payable under 37 C.F.R. §1.18, the Commissioner is hereby authorized by this paper to charge any additional fees during the entire pendency of this application including fees due under 37 C.F.R. §§1.16 and 1.17 which may be required, including any required extension of time fees, or credit any overpayment to Deposit Account No. 05-0649.

Respectfully submitted,

Mark S. Cohen
Attorney for Applicant(s)
Registration No. 42,425

Dated: November 28, 2004

Eitan, Pearl, Latzer & Cohen Zedek, LLP.
10 Rockefeller Plaza, Suite 1001
New York, New York 10020
Tel: (212) 632-3480
Fax: (212) 632-3490

Please type a plus sign (+) inside this box → [+]

PTO/SB/08A (10-96)
Approved for use through 10/31/99. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449B/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 1 of 1

Complete if Known	
Application Number	10/720,672
Filing Date	November 25, 2003
First Named Inventor	NOVAKOVSKY, Alexander
Group Art Unit	2183
Examiner Name	Not yet known
Attorney Docket Number	P-5667-US

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No.[1]	Include name of the author (in CAPITAL LETTERS), title of the article (where appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
	A	Jolly, Simon; Parashkevov, Atanas; McDougall, Tim: "Automated Equivalence Checking of Switch Level Circuits", pgs. 299-304; DAC 2002, June 10-14, 2002, New Orleans, Louisiana, USA.	☐
	B	Kuehlmann, A.; Srinivasan, A.: "Verity - a formal verification program for custom CMOS circuits": IBM Journal of Research & Development, Jan-Mar 95, Vol. 39, Issue 1 of 2, p. 149, 17p., 3 charts, 9 diagrams	☐
	C	Fischer et al. "Abstraction of Schematic to High Level HDL. Design", Technology, Intel Israel (74) Ltd. ICCAD 1990, pp. 90-96	☐
	D	Kam et al., "Comparing Layouts with HDL Models: A Formal Verification Technique", IEEE, 1992, pp. 588-591	☐
	E	Kam et al., "State Machine Abstraction from Circuit Layouts using BDD's: Application in Verifications and Synthesis", IEEE, 1992, pp. 92-97	☐
	F	Lester et al.: LIP6/ASIM Laboratory, University Pierre et Marie Curie-Paris: "Yagle, a second generation functional abstractor for CMOS VLSI Circuits", 1998, pp. 265-268	☐
	G	Bryant :"Boolean analysis of MOS circuits ", IEEE Transaction on computer-aided design, Vol. CAD-6, No. 4 July, 1987, pp. 634-649	☐
	H	Bryant, "Extraction of gate level models from transistor circuits by four valued symbolic analysis", IEEE, 1991, pp. 350-353	
			☐

Examiner Signature		Date Considered	

* **EXAMINER:** Initial if reference considered, whether or not citation is in conformance with MPEP 609 Draw line through citation if not in conformance and not considered Include copy of this form with next communication to applicant

[1] Unique citation designation number [2] Applicant is to place a check mark here if English language Translation is attached